DOCKET NO.: 1303.014US1




FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)

DOCKET NO.: 1303.014US1




FIG. 1C (PRIOR ART)







FIG. 2








TITLE: FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS INVENTORS NAME: Leonard Forbes et al.


DOCKET NO.: 1303.014US1














DOCKET NO.: 1303.014US1





FIG. 6B




the train that the train that the train the train the train that t

And the spire spire spire

1

INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.014US1

12/15



VACUUM LEVEL 3.2eV **TUNNEL BARRIER** E_C $\mathsf{E}^{\bar{\mathsf{C}}}$ EÇ E_F CONTROL **GATE** \overline{E}_{V} \overline{E}_{V} 707 711 713 701 703 705 709 **SILICON GATE** POLY | METAL LOW METAL I POLY **BARRIER** OXIDE C₁ C_2 FIG. 7A

DOCKET NO.: 1303.014US1




FIG. 7B

INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.014US1




FIG. 7C

the test then test to the test the

April 1804 well that the win

TITLE: FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.014US1




FIG. 8